

**WHAT IS CLAIMED IS**

5

1. A circuit for generating a pixel clock  
for use in scanning a laser beam, comprising:

a high-frequency-clock generating circuit  
which generates a high-frequency clock having a  
10 higher frequency than the pixel clock; and

a control circuit which generates the  
pixel clock while shifting a phase of the pixel  
clock by a shift step proportional to a clock cycle  
of the high-frequency clock in response to phase  
15 data indicative of timing and amounts of phase  
shifts.

20

2. The circuit as claimed in claim 1,  
wherein said control circuit includes:

a phase-synchronizing-signal generating  
circuit which synchronizes a horizontal  
25 synchronizing signal indicative of a start of each

scan with the high-frequency clock for outputting as  
a phase synchronizing signal;

a. transition detecting circuit which  
detects a transition of the phase synchronizing  
5 signal and a transition of the pixel clock, and, in  
response thereto, generates a detection signal;

a control-signal generating circuit which  
generates one or more control signals in response to  
the detection signal and the phase data; and

10 a pixel-clock controlling circuit which  
generates the pixel clock while shifting the phase  
of the pixel clock in response to the one or more  
control signals.

15

3. The circuit as claimed in claim 1,  
wherein said control circuit includes:

20 a phase-synchronizing-signal generating  
circuit which receives a horizontal synchronizing  
signal indicative of a start of each scan, said  
phase-synchronizing-signal generating circuit  
synchronizing the horizontal synchronizing signal  
25 with a positive transition of the high-frequency

clock for outputting as a first phase synchronizing  
signal, synchronizing the horizontal synchronizing  
signal with a negative transition of the high-  
frequency clock for outputting as a second phase  
5 synchronizing signal, and generating a state signal  
indicative of timing of the horizontal synchronizing  
signal relative to the high-frequency clock;

a first clock generating circuit which  
generates a first clock in response to the high-  
10 frequency clock, the first phase synchronizing  
signal, and the phase data;

a second clock generating circuit which  
generates a second clock in response to the high-  
frequency clock, the second phase synchronizing  
15 signal, and the phase data; and

a selecting circuit which selects one of  
the first clock and the second clock in response to  
the state signal for outputting as the pixel clock.

20

4. The circuit as claimed in claim 1,  
wherein said control circuit includes:

25 a phase-synchronizing-signal generating

circuit which receives a horizontal synchronizing signal indicative of a start of each scan, said phase-synchronizing-signal generating circuit synchronizing the horizontal synchronizing signal with a positive transition of the high-frequency clock for outputting as a first phase synchronizing signal, synchronizing the horizontal synchronizing signal with a negative transition of the high-frequency clock for outputting as a second phase synchronizing signal, and generating a state signal indicative of timing of the horizontal synchronizing signal relative to the high-frequency clock;

a first clock generating circuit which generates a first clock in response to the high-frequency clock, the first phase synchronizing signal, and the phase data;

a second clock generating circuit which generates a second clock in response to the high-frequency clock, the second phase synchronizing signal, and the phase data; and

a selecting circuit which selects one of the first clock and the second clock in response to the state signal and the phase data for outputting as the pixel clock.

5. The circuit as claimed in claim 1,  
5 wherein said control circuit includes:  
a phase-synchronizing-signal generating  
circuit which synchronizes a horizontal  
synchronizing signal indicative of a start of each  
scan with a plurality of different transition  
10 timings of the high-frequency clock to generate a  
plurality of respective phase synchronizing signals,  
one of which is selected for outputting as a phase  
synchronizing signal;  
a transition detecting circuit which  
15 detects a transition of the phase synchronizing  
signal and a transition of the pixel clock, and, in  
response thereto, generates a detection signal;  
a control-signal generating circuit which  
generates one or more control signals in response to  
20 the detection signal and the phase data; and  
a pixel-clock controlling circuit which  
generates the pixel clock while shifting the phase  
of the pixel clock in response to the one or more  
control signals.

6. The circuit as claimed in claim 1,  
5 wherein said control circuit includes:  
a phase-synchronizing-signal generating  
circuit which receives a horizontal synchronizing  
signal indicative of a start of each scan, said  
phase-synchronizing-signal generating circuit  
10 synchronizing the horizontal synchronizing signal  
with a plurality of different positive transitions  
of the high-frequency clock to generate a plurality  
of respective phase synchronization signals, one of  
which is selected for outputting as a first phase  
15 synchronizing signal, synchronizing the horizontal  
synchronizing signal with a plurality of different  
negative transitions of the high-frequency clock to  
generate a plurality of respective phase  
synchronization signals, one of which is selected  
20 for outputting as a second phase synchronizing  
signal, and generating a state signal indicative of  
timing of the horizontal synchronizing signal  
relative to the high-frequency clock;  
a first clock generating circuit which  
25 generates a first clock in response to the high-

frequency clock, the first phase synchronizing signal, and the phase data;

a second clock generating circuit which generates a second clock in response to the high-  
5 frequency clock, the second phase synchronizing signal, and the phase data; and

a selecting circuit which selects one of the first clock and the second clock in response to the state signal for outputting as the pixel clock.

10

7. The circuit as claimed in claim 1,  
15 wherein said control circuit includes:

a phase-synchronizing-signal generating circuit which receives a horizontal synchronizing signal indicative of a start of each scan, said phase-synchronizing-signal generating circuit  
20 synchronizing the horizontal synchronizing signal with a plurality of different positive transitions of the high-frequency clock to generate a plurality of respective phase synchronization signals, one of which is selected for outputting as a first phase  
25 synchronizing signal, synchronizing the horizontal

synchronizing signal with a plurality of different negative transitions of the high-frequency clock to generate a plurality of respective phase synchronization signals, one of which is selected  
5 for outputting as a second phase synchronizing signal, and generating a state signal indicative of timing of the horizontal synchronizing signal relative to the high-frequency clock;

a first clock generating circuit which  
10 generates a first clock in response to the high-frequency clock, the first phase synchronizing signal, and the phase data;

a second clock generating circuit which generates a second clock in response to the high-  
15 frequency clock, the second phase synchronizing signal, and the phase data; and

a selecting circuit which selects one of the first clock and the second clock in response to the state signal and the phase data for outputting  
20 as the pixel clock.



for use in scanning a laser beam, comprising the steps of:

generating a high-frequency clock having a higher frequency than the pixel clock; and

5           generating the pixel clock while shifting a phase of the pixel clock by a shift step proportional to a clock cycle of the high-frequency clock in response to phase data indicative of timing and amounts of phase shifts.

10

9. The method as claimed in claim 8,  
15 wherein said step of generating the pixel clock includes the steps of:

synchronizing a horizontal synchronizing signal indicative of a start of each scan with the high-frequency clock for providing as a phase  
20 synchronizing signal;

detecting a transition of the phase synchronizing signal and a transition of the pixel clock to generate a detection signal;

generating one or more control signals in  
25 response to the detection signal and the phase data;

and

generating the pixel clock while shifting the phase of the pixel clock in response to the one or more control signals.

5

10. The method as claimed in claim 8,  
10 wherein said step of generating the pixel clock includes the steps of:

receiving a horizontal synchronizing signal indicative of a start of each scan;

synchronizing the horizontal synchronizing  
15 signal with a positive transition of the high-frequency clock for providing as a first phase synchronizing signal;

synchronizing the horizontal synchronizing signal with a negative transition of the high-  
20 frequency clock for providing as a second phase synchronizing signal;

generating a state signal indicative of timing of the horizontal synchronizing signal relative to the high-frequency clock;

25 generating a first clock in response to

the high-frequency clock, the first phase synchronizing signal, and the phase data;

generating a second clock in response to the high-frequency clock, the second phase  
5 synchronizing signal, and the phase data; and

selecting one of the first clock and the second clock in response to the state signal for outputting as the pixel clock.

10

11. The method as claimed in claim 8, wherein said step of generating the pixel clock  
15 includes the steps of:

receiving a horizontal synchronizing signal indicative of a start of each scan;

synchronizing the horizontal synchronizing signal with a positive transition of the high-  
20 frequency clock for providing as a first phase synchronizing signal;

synchronizing the horizontal synchronizing signal with a negative transition of the high-  
frequency clock for providing as a second phase  
25 synchronizing signal;

generating a state signal indicative of timing of the horizontal synchronizing signal relative to the high-frequency clock;

generating a first clock in response to  
5 the high-frequency clock, the first phase synchronizing signal, and the phase data;

generating a second clock in response to the high-frequency clock, the second phase synchronizing signal, and the phase data; and

10 selecting one of the first clock and the second clock in response to the state signal and the phase data for outputting as the pixel clock.

15

12. An image forming apparatus, comprising:

a pixel-clock generating unit which  
20 generates a pixel clock;

a laser drive unit which emits a laser beam in response to the pixel clock and image data;

a photoconductor; and

a deflector which scans the laser beam on  
25 said photoconductor to form an image on said

photoconductor, wherein said pixel-clock generating unit includes:

5 a high-frequency-clock generating circuit which generates a high-frequency clock having a higher frequency than the pixel clock; and

a control circuit which generates the pixel clock while shifting a phase of the pixel clock by a shift step proportional to a clock cycle of the high-frequency clock in response to phase data indicative of timing and amounts of phase shifts.

15

13. The image forming apparatus as claimed in claim 12, further comprising:

photo-detectors which detect the laser beam; and

20 a dot-position-error detecting and controlling unit which measures a time length of each scan of the laser beam in response to signals from said photo-detectors, and corrects the phase data in response to the measured time length.

25